Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
E1	46	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and (foot near print or footprint) and (web or internet)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 15:41
L2	13	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and design near specification and memory near configur\$9 and (datasheet or data near sheet) and compil\$6 same memory	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 15:41
51	10	memory near2 compiler and "717"/\$.ccls. and link\$3 with memory near2 compiler	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 13:56
S3 [*]	0	S1 and (datasheet or data near sheet)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 13:56
S4	369	memory with compiler and "717"/\$.ccls, and link\$3 with compiler	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:07
S5	8	S4 and (datasheet or data near sheet)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 13:56
S6	773	memory with compiler and link\$3 with compiler	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 13:56
S7	11	S6 and (datasheet or data near sheet)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 13:57

S8	. 0	compil\$6 with memory and link\$3 with compil\$6 with remote and (datasheet or data near sheet)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:08
S9	42	compil\$6 same memory and link\$3 with compil\$6 and remote and (datasheet or data near sheet)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:18
S10	1	compil\$6 same memory and link\$3 with compil\$6 and remote and (datasheet or data near sheet) and multi near compil\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:12
S11	1	compil\$6 same memory and link\$3 with compil\$6 and remote and (datasheet or data near sheet) and (multi or plurality or second) near2 compiler	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:12
S12	1	compil\$6 same memory and link\$3 and remote and (datasheet or data near sheet) and (multi or plurality or second) near2 compiler same interface	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:13
S13	25	compil\$6 and link\$3 and remote and (datasheet or data near sheet) same instance	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:20
S14	41	compil\$6 and link\$3 and (datasheet or data near sheet) same instanc\$8	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:25
S15	59	compil\$6 and link\$3 and (datasheet or data near sheet) same instan\$9	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/15 15:32
S16	15	compil\$6 and link\$3 and (integrated near circuit or IC) same (design\$3 or construct\$3 or develop\$6 or creat\$6) same (datasheet or data near sheet)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:32

S17	29	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and design near specification and memory near configur\$9 and (datasheet or data near sheet)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/18 11:59
S18	1	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and design near specification and memory near configur\$9 and (datasheet or data near sheet) and compiler near2 memory	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:38
S19	13	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and design near specification and memory near configur\$9 and (datasheet or data near sheet) and compil\$6 same memory	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 15:41
S20	20	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and design near specification and memory near configur\$9 and (datasheet or data near sheet) and (web near page or web near site or internet near page)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:40
S21	. 0	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and design near specification and memory near configur\$9 and (datasheet or data near sheet) and (web near page or web near site or internet near page) and remote with link\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR ·	ON	2006/07/14 14:39

S22	19	(EDA or electronic near design	US-PGPUB;	OR	ON	2006/07/14 14:40
<i>J22</i>		near automation) and (circuit or IC or integrated near circuit) and design near specification and memory near configur\$9 and (datasheet or data near sheet) and (web near page or web near site or internet near page)	USPAT; EPO; JPO; DERWENT; IBM_TDB			
S23	20	(EDA or electronic near design near automation) and (circuit or IC or integrated near circuit) and design near specification and memory near5 configur\$9 and (datasheet or data near sheet) and (web near page or web near site or internet near page)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:56
S24	2	(EDA near view or design near file or design near kit) and (IC or integrated near circuit) near2 designer and (datasheet or data near sheet) and (internet or web) and server	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 14:59
S25	21	(EDA near view or design near file or design near kit) and (IC or integrated near circuit) with design\$3 and (datasheet or data near sheet) and (internet or web) and server	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 15:01
S27	13	S25 and memory with configur\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 15:01
S28	21	(EDA near view or design near file or design near kit) and (IC or integrated near circuit) with design\$3 and (datasheet or data near sheet) and (internet or web) and server and interface	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/17 16:38
S29	1	S28 and memory with compil\$4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 15:02
S30	14	S28 and memory same compil\$4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 15:02

S31	13	S28 and memory same configur\$8 and memory same interface and link\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/14 15:04
S32	11	compil\$6 and link\$3 and (datasheet or data near sheet) same instan\$9 and generat\$5 with data near sheet	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR ·	ON	2006/07/15 15:34
S33	1	(EDA near view or design near file or design near kit) and calculat\$6 with memory with instance with ratio	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/17 16:39
S34	2	(integrated near circuit or IC) with (design\$5 or construct\$3 or creat\$6 or build\$6 or develop\$6) and calculat\$6 with memory with instance with ratio	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/17 16:40
S35	136	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and footprint	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/18 12:01
S36	5	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and footprint same web	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/18 12:00
S37	2	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and footprint and web near page	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/18 12:13
S38	1	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and foot near print and (web or internet)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/18 12:14

S39	40	(EDA or electronic near design near automation or synopsis near liberty near model or verilog or spice near netlist or Appolo near CELL) and (circuit or IC or integrated near circuit) and (foot near print or footprint) and (web	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 15:41
		near print or footprint) and (web or internet)				